EUROPEAN PATENT APPLICATION

(21) Application number: 95300990.9

(51) Int. CI.6: H04L 25/49, H04L 25/03

(22) Date of filing: 16.02.95

(30) Priority: 17.03.94 US 214896

(43) Date of publication of application : 20.09.95 Bulletin 95/38

(A) Designated Contracting States:

AT BE DE DK ES FR GB GR IE IT LU NL PT SE

(1) Applicant: ADVANCED MICRO DEVICES INC. One AMD Place, P.O. Box 3453 Sunnyvale, California 94088-3453 (US) (2) Inventor: Young, David 3680 Mona Way San Jose, California 95130 (US)

(4) Representative: Wright, Hugh Ronald et al Brookes & Martin 52/54 High Holborn London WC1V 6SE (GB)

(54) Precoded waveshaping transmitter.

57) A precoded waveshaping transmitter comprises a synchronous delay line circuit, a transmitter state machine and a differential current digital to analog converter. Through the provision of plurality of precoded staggered time delayed data from the combination of the delay line circuit and transmitter state machine the DAC can provide a predetermined output. In a preferred implementation, a subharmonic frequency can be maintained at least 27dB below the fundamental frequency when the PWT is driven by an all ones Manchester encoded signal

30

35

The present invention relates generally to a precoded waveshaping transmitter which may be used, for example in a transceiver utilized in a local area network (LAN).

In late 1990, the IEEE, the standards body which maintains LAN standards, revised the 802.3 Eth rnet specification to add the so-called 10BASE-T specification, which allows use of unshielded twisted pair as one the media for interconnection of Ethernet nodes. Because 10BASE-T lowers the overall cost of building a local area network and provides for certain network management functions not possible with traditional thick and thin coax media, it is expected to become the predominant media in the future, with the percentage of new nodes using 10BASE-T expected to rise from about 30% in 1991 to more than 80% by 1995.

Most current designs for an Ethernet network interface card (NIC) consist of three chips: a transceiver, a Manchester encoder/decoder and the network controller. The transceiver and the encoder/decoder are connected through the Attachment Unit Interface (AUI) port, which provides a medium independent interface. When twisted-pair (TP) was first introduced as a medium for Ethernet, a technique of predistorting the wide pulse and putting it through a 7th order elliptic filter with 3db band edge at 15-20 Mhz was used to fit it into the existing jitter budget of the network. Therefore, a TP medium attachment unit is usually implemented together with a transceiver, a hybrid transmit/receive filter and a transformer.

Testing and reliability issues of the discrete hybrid filter have made the integration of the external filter an important issue. Also, to improve overall reliability and costs, integration of the transceiver, encoder/decoder, external filter and eventually the network controller has become a goal for the local area network equipment designer.

One embodiment of such a precoded waveshaping technique, disclosed by LEVEL ONE COMMUNI-CATIONS and Fujitsu Corp. in two papers entitled 10Mb/s 10BASE-T/AUI TRANSCEIVER WITH INTE-GRATED WAVESHAPING FILTER AND DATA RE-COVERY, and A HIGH INTEGRATED PRODUCT FAMILY FOR 10BASE-T APPLICATIONS, respectively includes a Manchester encoded signal at its output and does not require a typical 10BASE-T 5-7th order 15MHz elliptic passive filter. The only external components are the insertion resistors and the line isolation transformer. The waveshaping technique is based on shaping the output waveform at N times the data rate to make it appear as though it has been passed through an elliptic filter. The high frequency signal aliasing is then liminated by a first order lowpass continuous filt r. To r construct th significant trailing tail effect from the previous pulse, two bits of information are us d to d cide th prop r waveshaping. Although this prior wav shaping apparatus is an

improvem nt ov r previously known syst ms it has some disadvantages. This techniques r quir s an active filt r which consumes additional pow r and also provides additional complexity to the transmitter. An additional probl m is that th conv ntional prior art waveshaping techniques us s 1 to √2 transform ratio to avoid headroom problems with output of the line driver. This ratio can cause nonlinear behavior at the output due to additional harmonics on the output signal. A final disadvantage of conventional waveshaping techniques is that a certain amount of open loop gain is required at the sample frequency. Hence, the line driver circuit will be sensitive to temperature and process variations.

Accordingly, what is needed is a precoded waveshaping transmitter that reduces or overcomes the above mentioned problems associated with conventional transmitters.

The present invention provides a precoded waveshaping transmitter that includes a delay line circuit for receiving a clock signal and providing a plurality of delayed clock signals; a transmitter state machine coupled to the delay line circuit for receiving data signals and the clock signal and providing a precoded plurality of staggered time delayed data; and a digital to analog converter means for providing a predetermined output, e.g. a substantially sinusoidal output.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of a precoded waveshaping transmitter in accordance with the present invention.

Figure 2 is a block diagram of a delay circuit in accordance with the present invention.

Figure 3 is a block diagram of the voltage-controlled delay cell in accordance with the present invention.

Figure 4 is a block diagram of an on-chip reset cell in accordance with the present invention.

Figure 5 shows the output waveforms for each delay line versus the input reference clock in accordance with the present invention.

Figure 6 shows a timing diagram of the operation of the precoded waveshaping transmitter of Figure 1.

Figure 7 shows a waveform of the output of the precoded waveshaping transmitter of Figure 1.

DETAILED DESCRIPTION OF THE DRAWINGS

The present invention relates to an improvement in a transmitter utilized in a local area network. The following description is presented to enable one of ordinary skill in the art t mak and use th invention and is provided in th cont xt of a patent application and its requir ments. Various modifications to the pref rr d embodiment will be readily appar nt to those skilled in th art and th g neric principles here-

55

15

20

30

35

40

in may b appli d to oth r mbodiments. Thus, th present inv ntion is not intended to b limit d to the embodim nt shown but is to b accord d the wid st scope consistent with the principles and features describ d herein.

3

Th pres nt inv ntion discloses a pre-coded waveshaping transmitter (PWT) that overcomes design constraints of the conventional analog signal process techniques. The scheme takes full advantage of the fact that Manchester encoded data has only two fundamental frequency components in its make up. By pre-coding this information into a pre-defined sinusoid voltage template, we can reconstruct the output waveform at 20X times the data rate to make it appear as though it had been passed through an 5-7th order passive filter. The high-frequency sampling signal aliasing is then filtered out by using an first-order RC low-pass filter. The key point to the design is to using on-chip staggering timing delay lines to drive an precoded non-linear full differential current DAC. This design method can be used in many applications of analog signal processing, which it is necessary to be able to realize nonlinear voltage-transfer function. This requirement can be easily achieved by simply changing the current weight inside the DAC.

To more particularly describe the features of the present invention refer now to Figure 1 which is a block diagram representation of a precoded waveshaping transmitter (PWT) 10 in accordance with the present invention. The PWT 10 comprises a high frequency synchronous delay line circuit 12, a transmitter state machine 14 coupled to the delay circuit 12, an enable state machine 16 coupled to the delay line circuit 12 and the transmitter state machine. Finally the transmitter 10 includes a differential digital to analog converter (DAC) output stage 18.

In a preferred embodiment, the high frequency synchronous delay line circuit 12 provides (ten) 10 staggered timing pulses, each staggered timing pulses evenly carries 1/10 of the total delay, and the total delay is the clock period of the precise input reference clock. In this embodiment, a 20MHz (50ns period) clock is utilized as an input, so each timing pulses in 5-ns intervals apart. Adelay line circuit capable of providing such timing pulses is disclosed in copending U S patent application No. entitled, A PRECISE DELAY LINE CIRCUIT WITH PREDETERMINED RESET TIME LIMIT, filed on even date herewith, assigned to the assignee of the present application and incorporated herein by reference. The operation of a preferred embodiment of the delay line circuit is described hereinbelow in conjunction with Figures 2-5.

Figure 2 shows a block diagram representation of a preferred mbodiment of a d lay lin circuit 100 in accordance with the present inv ntion. The delay circuit comprises voltage-controll d delay circuit 102 coupled to a sample-and-hold and low-pass filter circuit 104. An on-chip res t limit circuit 106 is coupl d b tw en the VCD 102 and sample and hold circuits.

Through this improv d delay lin circuit 100 a precis delay is provided wher in both do s of the clock signal are delay d in the appropriat mann r. Th d lay lin circuit 100 also through the use of the on-chip r set limiting circuit 106 provides for a predetermined time for the reset of the delay line circuit 100 which is significantly less than that of the system reset of the integrated circuit.

To more clearly describe the operation of the above-identified delay line circuit 100 refer now to Figures 3-5 in conjunction with the following discus-

Figure 3 shows one voltage delay cell 1020 of the delay cell circuit 100 used with the present invention. The delay cell 1020 of the present invention comprises two delay cells. In so doing, zero phase shift across the delay cell 1020 is achieved and therefore, a true timing delay of the incoming reference clock (CLK) can be achieved.

The sample-and-hold circuit 104 samples the value of the output voltage from the last delay cell 1020 at the clock phase transitions. The sample and hold circuit 104 comprises two circuits 144 that operate in parallel to provide the desired output. Each of the circuits 144 samples one of the two outputs from the delay line circuit 100 on alternate clock phases. The result of the sampled outputs are then filtered and feedback as voltage control (Vctrl) 120. If the total delay through the delay line circuit 100 (sampled at the last stage delay cell 1020) is less than the clock period, then a voltage slightly less than VDD will be sampled to the sample-and-hold circuit.

Vctrl 120 will then begin increasing to add more delay through each delay cells 1020, thereby causing the total delay through the delay line circuit 100 to increase. When the total delay from the delay line circuit 100 is equal to the reference clock period, the Vctrl 120 will reach a steady-state voltage to maintain the total delay at approximately the clock period of a reference clock.

Similarly, if the total delay from the voltage controlled delay line circuit 100 is longer than the reference clock period, then a voltage slightly above ground will be sampled to the sample-and-hold circuit 104. Vctrl 120 then begins decreasing to speed up each delay cells 1020, thereby causing the total delay through the delay line circuit 100 to decrease.

Referring now to Figure 4, a block diagram of an on-chip reset limiting circuit 106 used with the present invention is shown. The on-chip reset limiting circuit 106 comprises a reset flip-flop 202 which receives a system reset signal at the input. The system reset signal is also coupled to an input of an inverter 204. The output of the invertient of the invertient output of the invertient of the invertient output output of the invertient output of the invertient output output of the invertient output out of the flip-flop 202. The clock signal is coupled to the clock input of D flip-flops 206 and 208 respectively. Th Q utput of flip-flop 202 is coupled to th D input

55

10

15

20

25

30

35

40

45

50

of flip-flop 206 and one f the inputs of a NAND gate 210. The output of flip-flop 206 is coupled to th D input f flip-flop 208. The Q output of flip-flop 208 is coupl d to a second input of th NAND gate 210. Th output of the NAND gate 210 provid s the limited reset signal.

The on-chip reset circuit 106 receives the system reset signal and clock signal as inputs. The reset circuit 106 resets on a system reset transition edge for a predetermined clock period, for example, a two clock period, then the reset signal goes away while the system reset is still in the reset state. Since the system reset is much longer than two clock period required to reset the delay line circuit 100, the remaining time of the system reset will enable the delay line circuit 100 to reach its steady-state condition. It should be understood that the time period for the reset can be a variety of lengths dependent upon the number and kind of logic gates utilized.

The advantage of this reset method is that no sensing circuitry is required to monitor the delay line circuit 100 operation to issue a reset signal when the delay line operates in sub-harmonic mode. Therefore, this method of resetting is more reliable than conventional delay line circuits.

Figure 5 shows a timing diagram of such a design with CLK20 being the precise input 20MHz reference clock, DAT1-DAT10 being the 10 staggered timing pulses with a true representation of the delays. As is seen, the rising and falling edges of the delays are accurately represented. Hence, the delays are more precise than those provided by conventional delay line circuits.

The precise delay line circuit 100 herein described uses a simpler reset scheme to achieve a reset requirement needed by the delay line to operate in its fundamental mode and also to provide a true timing delay of the incoming reference clock which is desired for many applications.

Referring back to Figure 1, the transmitter state machine 14 combines the input data pattern and staggered timing pulses from the delay line circuit such that, the transmitter state machine 14 generates a output code sequence at predetermined timing intervals apart. This output code sequence are then utilized by the digital-to-analog converter (DAC) 18 to reconstruct a sinusoid-like analog waveform.

This coding scheme provides for the output codes to be generated directly from the input data and the staggered timing pulses, therefor avoiding the conventional approach which requires complex state machine and ROM due to the use of active filtering techniques. Also since the output codes are directly synchronized with the precision input 20MHz cleck and the jitter-free Manchest rencoded data, the output jitter from the coding scheme is minimized. The transmitter state machine can be implemented in one embodiment as a switch of new two free removed in two free removed in the coding scheme.

Figure 6 shows a timing diagram of such a design with data b ing input data pattern, ck20(0) - ck20(9) being the 10 staggered timing pulses and out(0) - out(9) being the 10 output bit lin s which are associated with the input data pattern.

The enable state machine 's 16 primary functions are to enable the DAC 18 and also provide a pulse width stretch function during an end of transmission delimiter (ETD) and link pulse generation.

The DAC 18 in a preferred embodiment is a four (4) bit full differential current DAC. The DAC 18 is used to translate the digital coding information from the coding scheme output to its corresponded analog output signal. The DAC is weighted in such that every bit is corresponds to a pre-assigned point on a sinusoid waveform to provide the fullest frequency spectrum. In a preferred embodiment, the current output from the DAC 18 is converted into voltage through the two resistor network 20, which provides a nominal ±2.5V voltage swing across the twisted-pair wire. The high-frequency sampling signal aliasing is then filtered out by using a first-order RC low-pass filter 22 which is formed by two resistors and the capacitor between them.

Figure 7 shows a timing diagram of output of the PWT circuit 10 in accordance with the present invention when the PWT circuit 10 transmits a continued 10MHz output data. As is seen the output represents close to a sinusoidal function.

The pre-coding waveshaping transmitter described here uses a simply coded scheme to achieve the required 5-7th external elliptic transmit filter. In a preferred embodiment a subharmonic frequency can be maintained at least 27dB below the fundamental frequency when the circuit is driven by all-ones Manchester encoded data in accordance with the IEEE standard 802.3 10BASE-T specification. Simulations show the jitter at zero line length and 100m to be less than IEEE standard 802.3 10BASE-T specification.

Although the present invention has been described in accordance with the embodiments shown in the figures one of ordinary skill in the art will recognize there could be variations to those embodiments and those variations would be within the spirit and scope of the present invention.

Accordingly, many modifications may be made by one of ordinary skill in the art without departing from the spirit and scope of the present invention, the scope of which is defined solely by the appended claims.

Claims

A precoded waveshaping transmitter (PWT) comprising:

a delay line circuit for rec iving a clock signal and providing a plurality of delay d clock sig-

10

15

20

25

30

35

45

50

nals:

a transmitter state machine m ans coupled to th delay line circuit for receiving data signals and the clock signal and transmitting a plurality of precoded stagger d tim d layed output data; and

a digital to analog converter (DAC) means responsive to the precoded plurality of staggered time delayed data for providing a predetermined output signal.

- The PWT of claim 1 in which the DAC means comprises 4 bit differential current DAC.
- The PWT of claim 1 in which the transmitter state machine means further includes enable means for enabling the transmitter state machine and stretching a pulse width of the clock signal.
- 4. The PWT of claim 1 in which delay line circuit further comprises:

a delay stage for receiving a clock signal, the delay stage including a plurality of delay cells, the delay cells being coupled together to provide a delayed clock signal;

a sample and hold circuit coupled to the delay stage for sampling the delayed clock signal and the clock signal to determine a phase difference therebetween; and

a reset limiting circuit coupled to the delay stage and the sample and hold circuit for receiving a system reset signal and the clock signal and for resetting at a transition edge of the system reset signal for a predetermined period of time.

- The PWT of claim 2 in which each of the plurality of delay cells comprises first and second delay circuits.
- The PWT of claim 3 wherein each of the plurality of delay cells comprise a zero phase shifting delay cell.
- 7. The PWT of claim 4 in which the reset limiting circuit further comprises:

a reset means for receiving a system reset signal;

a predetermined time period setting means coupled to the reset means for receiving a clock signal and an output signal from the reset means; and

a logic gate coupled to the reset means and the predetermined time period setting means for providing a r set signal which is limited to a pred t rmined time period that is less than the system res t tim p riod.

8. The PWT of claim 4 in which the reset means

compris s a first flip-flop means.

- 9. Th PWT of claim 4 in which th pred t rmined tim period s tting means comprises:
 - a s cond flip-flop means coupled to the first flip-flop m ans; and

a third flip-flop means coupled to the second flip-flop means for receiving the clock signal and receiving an output from the second flip-flop means.

- The PWT of claim 6 in which the logic gate comprises a NAND gate.
- 11. The PWT of claim 2 in which the reset limiting circuit further comprises:

a first flip-flop means for receiving a system reset signal;

a second flip-flop means coupled to the first flip-flop means for receiving a clock signal and an output signal from the first flip-flop means;

a third flip-flop means coupled to the second flip-flop means for receiving the clock signal and receiving an output from the second flip-flop means:

a logic gate coupled to the first flip-flop means and a the third flip-flop means for providing a reset signal which is limited to a predetermined time period that is less than the system reset time period.

- 12. The PWT of claim 11 in which the first flip-flop means comprises a reset flip-flop and an inverter coupled to an input of the reset flip-flop.
- 13. The PWT of claim 11 in which the second and third flip-flop means comprise D flip-flops.
- 40 14. The PWT of claim 11 in which the logic gate comprises a NAND gate.
 - 15. A precoded waveshaping transmitter (PWT) comprising:

a delay line circuit for receiving a clock signal and providing a plurality of delayed clock signals, the delay line circuit further comprising a delay stage for receiving a clock signal, the delay stage including a plurality of delay cells, the delay cells being coupled together to provide a delayed clock signal; a sample and hold circuit coupled to the delay stage for sampling the delayed clock signal and the clock signal to determine a phase diff r nc th r b tw en; and a r s t limiting circuit coupled to the delay stage and the sample and hold circuit for receiving a system r set signal and the clock signal and for res tting at a transition edg of the system reset signal for a prede-

5

15

20

30

35

t rmin d period of tim , the reset limiting circuit furth r compris s a first flip-flop means for receiving a syst m res t signal; a s cond flip-flop m ans coupled to the first flip-flop means for receiving a clock signal and an output signal from the first flip-flop means; a third flip-flop means coupled to the second flip-flop means for receiving the clock signal and receiving an output from the second flip-flop means; and a logic gate coupled to the first flip-flop means and a the third flip-flop means for providing a reset signal which is limited to a predetermined time period that is less than the system reset time period;

a transmitter state machine means coupled to the delay line circuit for receiving data signals and the clock signal and transmitting a plurality of precoded staggered time delayed output data; and

a digital to analog converter (DAC) means responsive to the precoded plurality of staggered time delayed data for providing a predetermined output signal.

- 16. The PWT of claim 15 in which the first flip-flop means comprises a reset flip-flop and an inverter coupled to an input of the reset flip-flop.
- 17. The PWT of claim 15 in which the second and third flip-flop means comprise D flip-flops.
- The PWT of claim 15 in which the logic gate comprises a NAND gate.
- 19. A precoded waveshaping transmitter (PWT) comprising:

a delay line circuit for receiving a clock signal and providing a plurality of delayed clock signals, the delay line circuit further comprising a delay stage for receiving a clock signal, the delay stage including a plurality of delay cells, the delay cells being coupled together to provide a delayed clock signal, eachof the plurality of delay cells comprises first and second delay circuits and each of the plurality of delay cells comprise a zero phase shifting delay cell; a sample and hold circuit coupled to the delay stage for sampling the delayed clock signal and the clock signal to determine a phase difference therebetween; and a reset limiting circuit coupled to the delay stage and the sample and hold circuit for receiving a system reset signal and the clock signal and for resetting at a transition edge of the system reset signal for a predetermined period of time, the reset limiting circuit furth r compris sar s tm ansfor receiving a system r set signal, a predetermin d time periods tting m ans coupl d to th res t means for r c iving a clock signal and an output signal from the res t means, and a logic gat coupled to the residual to the residual time period setting means for providing a residual which is limited to a predetermined time period that is I set than the system residual time period;

a transmitt r state machin means coupled to the delay lin circuit for receiving data signals and the clock signal and transmitting a plurality of precoded staggered time delayed output data; and

a digital to analog converter (DAC) means responsive to the precoded plurality of staggered time delayed data for providing a predetermined output signal.

- The PWT of claim 19 in which the DAC means comprises 4 bit differential current DAC.
- 21. The PWT of claim 19 in which the transmitter state machine means further includes enable means for enabling the transmitter state machine and stretching a pulse width of the clock signal.

6

55








FIG. 2A FIG. 2B

FIG. 2














FIG. 5





(11) **EP 0 673 139 A3**

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: 17.11.1999 Bull tin 1999/46

(51) Int Cl.⁶: **H04L 25/49**, H04L 25/03

(43) Date of publication A2: 20.09.1995 Bulletin 1995/38

(21) Application number: 95300990.9

(22) Date of filing: 16.02.1995

(84) Designated Contracting States:

AT BE DE DK ES FR GB GR IE IT LU NL PT SE

(30) Priority: 17.03.1994 US 214896

(71) Applicant: ADVANCED MICRO DEVICES INC. Sunnyvale, California 94088-3453 (US)


(72) Inventor: Young, David
San Jose, California 95130 (US)

(74) Representative: BROOKES & MARTIN High Holborn House 52/54 High Holborn London, WC1V 6SE (GB)

(54) Precoded waveshaping transmitter

(57) A precoded waveshaping transmitter comprises a synchronous delay line circuit, a transmitter state machine and a differential current digital to analog converter. Through the provision of plurality of precoded staggered time delayed data from the combination of the

delay line circuit and transmitter state machine the DAC can provide a predetermined output. In a preferred implementation, a subharmonic frequency can be maintained at least 27dB below the fundamental frequency when the PWT is driven by an all ones Manchester encoded signal.





EUROPEAN SEARCH REPORT

Application Number EP 95 30 0990

| Category | Citation of document with inc of relevant passag | | Relevant to claim | CLASSIFICATION OF THE APPLICATION (Int.CI.6) |
|---|---|---|--|--|
| A | US 4 975 605 A (BAZE 4 December 1990 (199 | S MEL) 00-12-04) - column 2, line 13 * - line 24 * - line 52 * | 1-21 | H04L25/49 H04L25/03 |
| P,A | EP 0 607 677 A (NAT 27 July 1994 (1994-6 * abstract * * column 3, line 19 * column 3, line 37 * column 4, line 30 * column 17, line 54 * | 7-27) - line 25 * | 1-21 | |
| Ε | EP 0 673 117 A (ADVAINC) 20 September 19 * column 1, line 44 * column 8, line 45 * claims 1-18 * * figures 7,9 * | | 1-21 | TECHNICAL FIELDS SEARCHED (Int.Cl.6) H04L |
| | The present search report has be | en drawn up for all claims | | |
| | Place of search | Date of completion of the search | | Examiner |
| | THE HAGUE | 22 September 1999 | Lan | ginieux, F |
| X : parti Y : parti doss A : tech O : non | ATEGORY OF CITED DOCUMENTS icularly relevant if taken alone icularly relevant if combined with another ment of the aarne catagory inological background written disclosure mediate document | T : theory or principle E : earlier patent door after the filing date D : document cited in L : document ofted fo | underlying the is urnent, but public the application rother reasons | wention shed on, or |

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 95 30 0990

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

22-09-1999

| Patent document cited in search repo | rt | Publication date | | Patent family member(s) | Publication date |
|---|----|------------------|----------------|-------------------------------------|-------------------------------------|
| US 4975605 | Α | 04-12-1990 | NONE | | _! |
| EP 0607677 | Α | 27-07-1994 | US US JP | 5410188 A 5357145 A 7007526 A | 25-04-199 18-10-199 10-01-199 |
| EP 0673117 | A | 20-09-1995 | US JP US | 5539348 A 7273617 A 5801568 A | 23-07-199 20-10-199 01-09-199 |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

FORM P0459